

INDEX

Sr. No.	Name of the Experiment	Page No.	Date of Experiment	Date of Submission	Remarks
①	To study and verify the truth table of logic gate.		4/10/23	4/10/23	✓
②	Realisation of Boolean function		7/10/23	10/10/23	✓
③	Realisation of Half adder and full adder		10/10/23	10/10/23	✓
④	Half subtractor / full subtractor To realize half and full subtractor using IC 7400 and 7402.		25/10/23	28/10/23	✓
⑤	Realisation of IC 7483 as parallel Adder subtractor.		28/10/23	28/10/23	✓
⑥	Gray to binary and binary to gray converter.		11/11/23	13/11/23	✓

Aim: To study and verify the truth table of logic gate

Objective: Identify various circuit and their specifications

- | | |
|--------------|---------------|
| (a) And gate | (d) NAND gate |
| (b) OR gate | (e) XNOR gate |
| (c) NOR gate | (f) XOR gate |


Apparatus: Breadboard connection wires IC 7400
IC 7432, IC 7406, IC 7402, IC 7404, IC 7486

Theory:

The basic logic gates are building blocks of more computer logic circuit. These logic gates perform the basic Boolean function such as And, OR, NAND, NOR, Inversion XOR, XNOR, fig 1.1 shows the circuit symbol Boolean function such as And, OR, NA and truth. It is seen that each gate has one or two binary input A and B and one binary output C.


The small circle on the output of the circuit symbol designates the logic complement. The AND, OR, NAND and NOR gates can be extended to have more than two inputs

AND Gate




IC 7408

OR Gate



IC 7432



AND gate: It is a digital circuit that has two or more inputs and produces an output which is the logical AND of all those inputs.

OR gate: It is a digital circuit that has two or more inputs and produces an output which is the logic OR of all those inputs. This logical OR is represented with the symbol '+'.

$$Y = A + B$$

NOT gate: It is a digital circuit that has single input and single output. This output of NOT gate is the logical inversion of input. Hence NOT gate is also called as inverter.



NAND gate: It is a digital circuit that has two or more inputs and produces an output which is inversion of logical AND of all those inputs.

AND gate Truth Table

A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1


OR gate

A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1





Teacher's Signature : _____

NOT Gate




NAND GATE



NOR gate


NOT Gate

A	$Y = A'$
0	1
1	0




NAND Gate

A	B	$Y = A \cdot B' + A' \cdot B$
0	0	1
0	1	1
1	0	1
1	1	0



NOR gate: It is a digital circuit that has two or more inputs and produce an output, which is inversion of logical OR of all those inputs.


A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0



EX-OR Gate: The full form of EX-OR gate is exclusive-OR gate. Its function is same as that of OR gate except for some cases. When the inputs having even numbers of ones.


A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

EX-OR gate



IC 7486

EX-NOR gate




IC 74266

XNOR - 74266

Ex-nor gate: The full form of Ex-NOR gate is exclusive-Nor gate. Its function is same as that of OR gate except for some cases, when the inputs.

A	B	$Y = A \oplus B$
0	0	1
0	1	0
1	0	0
1	1	1



- Procedure:
1. check the Components for their working
 2. Insert the appropriate IC into the IC base.
 3. Make connections as shown in circuit diagram.
 4. provide the input data via the input switches and observe output on output LED's.

Precautions:

1. Properly insert and remove the IC's in the breadboard.
2. Connections should be neat and clean.
3. Apply GND at pin number 7 and Vcc at pin number 14 of both IC's.

Experiment 2: Realisation of Boolean function.

* Aim: To simplify the given expression and to realize it using basic gate.

* Objective: 1) To simplify the Boolean expression and to build the logic circuit.

2. Given a truth table to derive the Boolean expressions and build the logic circuit to realize it.

* Components Required: IC 7400, IC 7408, IC 7432, IC 7406, IC 7402, Connecting wire, Bread board.

* Theory: Canonical form: Any boolean function can be written in disjunction normal form (Sum of min term) or (Product of max term). A boolean function can be represented by K-map in which each cell corresponds to a min term. The cells are arranged in such a way that any two adjacent cells correspond to a min term of distance 1.


Using Basic Gate / NAND Gate

NAND GATE AS NOT GATE


Output is $y = (A \cdot A)' = A'$

* NAND GATE AS AND GATE


NAND GATE




AS AND GATE




AS XOR GATE



AS OR GATE



AS X-NOR GATE



$$Q = (A \cdot (AB)')' \cdot (B \cdot (AB')')$$

$$(A \cdot B) A' + B' = A + B$$

- NAND GATE AS XOR GATE:

$$Y = (A(AB)')' \cdot (B(AB)')'$$

$$(A(AB)') + (B(AB)')$$

$$(A(A' + B')) + (B(A' + B'))$$

$$(AA' + AB') + (BA' + BB')$$

$$(0 + AB' + AB' + 0)$$

$$AB' + BA'$$

$$Y = AB' + A'B$$

- NAND AS X-NOR Gate: $Y = AB + AB'$

- NAND GATE AS NOR GATE: $Y = (A + B)'$

UNIVERSAL GATE / NOR

- NOR AS NOT: $Y = (A + A)'$

$$Y = A'$$

- NOR AS OR: $Y = (A + B')''$

- NOR AS AND: $(A + B)' = A'B'$

$$(A' + B') = A''B'' = AB$$

- NOR AS XNOR: $Y = ((A + (A + B'))(B + (A + B)'))'$

$$(A + (A + B'))'' \cdot (B + (A + B'))''$$


$$(A + (A + B')) \cdot (B + (A + B'))$$

$$(A + A'B') \cdot (B + A'B')$$


$$(A + A') \cdot (A + B') \cdot (B + A') \cdot (B + B')$$

$$AB + B'A'$$



$$Y = AB + A'B'$$




NOR GATE




② OR



③ AND



XOR - $y = A'B + AB'$



• NOR AS X-OR : $y = A'B + AB'$

• NOR AS NAND : $y = (AB)'$




procedure :-

- ① Connect the trainer kit to ac power supply.
- ② ~~Construct an~~ construct an R-S latch by converting two NOR gates as per logic diagram.
- ③ Connect logic sources to R, S input and Output Q, Q' outputs.
- ④ Apply various R-S combinations and observe Q, Q' output.
- ⑤ Verify the truth table.
- ⑥ Switch off ac power supply.

Teacher's Signature : _____

NOR GATE AS NAND GATE

$$Y = (AB)'$$



Truth table


Input		Output	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Boolean Expression


$$S = A \oplus B$$

$$C = AB$$

Basic gate



NAND gates



Experiment - 3

Half Adder | Full Adder

Aim: To realise Half adder and full adder: Realisation using basic and XOR gates IC's.

Learning objective: - To realise the adder and Circuits using basic gates and universal gates.

- To realise full adder using two half adders.
- Components required IC 7408, IC 7486, patch cords and IC trainer kit


Theory: Half Adder → A half adder is a type of adder, an electronic circuit that performs the addition of numbers. The half adder is able to add two single binary digits and provide output + carry. It has 2 inputs A, B and two outputs S (sum) and Carry (C).

Full adder: It is the adder which adds these inputs and proceeds with two outputs. The first two inputs are A and B and third input is an C-IN. C-out is normal output is designated as S ~~car~~ which is SUM.

A full adder logic is designed in such a manner that can take eight inputs together to create a byte-wide adder and cascade the carry bit from one adder to another.

procedure: - check components for its working
- insert appropriate IC's in IC base.
- Make connections or show in circuit diagram
- verify the truth table and observe the outputs

Full Adder from Half Adder



Truth Table of full adder


Input	A	B	Cin	Output S	Output C
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	0	1
1	1	0	1	0	1
1	1	1	1	1	1

Boolean Expression


$$S = A \oplus B \oplus C$$

$$C = AB + BC_{in} + AC_{in}$$




Basic gate



NAND gate



Full subtractor from Half subtractor



Experiment : 4 :

Half subtractor / full subtractor


Aim : To realize half and full subtractor using IC's 7400 and 7402.

objective : To realize the subtractor circuits using basic gates and universal gates.

- To realize a full subtractor using two half subtractor.

Components Required : IC 7400, IC 7402, Patch Cord and IC Trainer kit.


Theory : Half subtractor : It is a combinational circuit and as its name goes it is used to subtract two bits from the input. Here the output of the subtractor is purely dependent on present inputs and it doesn't depend on previous stages. o/p's are borrow and difference.




Teacher's Signature : _____

full Subtractor


Basic gate



NAND GATE



Full subtractor : It is a combinational circuit that performs subtraction of two bits, one is minueend and other is ~~subtrahend~~ subtrahend, taking into account borrow of the previous adjacent lower minueend bit. This circuit has 3 inputs and two outputs.



Half subtractor
truth table

Boolean expression

$$D = A \oplus B$$

$$Bor = A'B$$


inputs		outputs	
A	B	D	Bor
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Full subtractor

Boolean Expression

$$D = A \oplus B \oplus C$$



$$Bor = A'B + BCin + A'cin$$



Truth table

Inputs		in	Output	
A	B	in	D	By
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

- procedure : ~~①~~ check component for its working.
~~②~~ Insert appropriate IC's in IC base.
~~③~~ Make connection as shown in circuit diagram.
~~④~~ Verify truth table and observe o/p's.



Experiment - 5~~Parallel~~ Parallel Adder/Subtractor

Aim: Realisation of IC 7483 as parallel Adder/subtractor.


Components Required: IC 7483 patch cords and IC Trainer Kit.

Theory: 4 Bit Parallel Adder

The IC 7483 is a commonly available TTL 4-bit parallel binary adder chip. It contains four interconnected full-adders and a look-ahead carry circuit for its operation. The logic symbol of IC 7483 is shown. It has 4-bit inputs, X_3, X_2, X_1, X_0 and Y_3, Y_2, Y_1, Y_0 , and a carry input C_{in} in LSB stage. The o/p's are a 4-bit sum S_3, S_2, S_1, S_0 and a carry input C_{in} in LSB stage. The o/p's are a 4-bit sum S_3, S_2, S_1, S_0 and a carry output C_{out} from the most significant bit stage.

Diagram shows connection of two 7483 adders. The four least significant bits of the numbers are added in first adder carry

4-bit parallel binary adder/subtractor using



O/P is given as carry P/P of second adder. The output of second adder is final carry output.

4 bit parallel subtractor

4-bit parallel Binary subtractor just a parallel binary adder can be implemented by cascading several full-adders can also be implemented by cascading several full-subtractors. A 4-bit parallel binary subtractor that subtracts a 4-bit number $X_3X_2X_1X_0$ from another 4-bit number $Y_3Y_2Y_1Y_0$. It has 4 difference O/P's $D_3D_2D_1D_0$ and borrow output (Bout). Note that the Bin of 1st full subtractor is connected to 0 and Bout of 1st full subtractor is connected to Bin of 2nd full subtractor.

Procedure:

- ① check the components for its working
- ② insert appropriate IC's in IC Base.
- ③ Make connections as shown in circuit diagram.

Experiment 6: Code converter

gray to Binary And Binary to gray converter

Aim: 4-Bit Binary to gray and gray to Binary code converter: Realization using Basic XOR, gates and universal gates.

Components Required: Ic 7486 patch code and Ic Trainer kit.

Theory: Binary to gray code converter binary to gray code converter. The logical circuit which converts the binary code to equivalent gray code is known as binary to gray code converter. An n -bit gray code can be obtained by reflecting an $n-1$ bit code about an axis after 2^{n-1} rows and putting the MSB of 0 above the axis and MSB of below the axis. Reflection of gray codes are known.

Teacher's Signature : _____


Decimal Number	4 bit Binary No	4-bit gray code
	A B C D	G1 G2 G3 G4
0	0 0 0 0	0 0 0 0
1	0 0 0 1	0 0 0 1
2	0 0 1 0	0 0 1 1
3	0 0 1 1	0 0 1 0
4	0 1 0 0	0 1 1 0
5	0 1 0 1	0 1 1 1
6	0 1 1 0	0 1 0 1
7	0 1 1 1	0 1 0 0
8	1 0 0 0	1 1 0 0
9	1 0 0 1	1 1 0 1
10	1 0 1 0	1 1 1 1
11	1 0 1 1	1 1 1 0
12	1 1 0 0	1 0 1 0
13	1 1 0 1	1 0 1 1
14	1 1 1 0	1 0 0 1
15	1 1 1 1	1 0 0 0

It means 4-bit ~~Gray~~ Gray code, (4-1) or 3-bit code reflected against the axis drawn after (2^{4-1}) th or 8th row

gray to binary code converter $\rightarrow$ In gray to binary code converter, the input is gray code, and output is equivalent binary code.

Teacher's Signature : _____

Binary to gray code converter



Gray to binary

4 bit gray code

A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	1
0	0	1	0
0	1	1	0
0	1	1	1
0	1	0	1
1	1	0	0
1	1	0	1
1	1	1	1
1	1	1	0
1	0	1	0
1	0	0	0
1	0	0	1

4 bit Binary code

B4	B3	B2	B1
0	0	0	0
0	0	0	1
0	0	0	1
0	1	1	1
0	1	0	0
0	1	0	1
0	1	1	0
1	1	1	1
1	0	0	0
1	0	0	1
1	0	1	1
1	0	1	0
1	1	0	1
1	1	0	0

Let us consider a 4-bit gray to binary code converter. To design a 4 bit gray to binary code converter.

procedure: Binary to gray ① The MSB of gray code will be exactly equal to first bit of given number.

② The second bit of code will be XOR of first and second bit of given binary no, if both the bit are same the result will be 0 and if they are different result will be 1.


③ The third bit of gray code will be equal to XOR of the second and third bit of given binary number. Thus binary to gray code conversion goes on.

④ Gray to binary: ① The MSB of the binary no will be equal to the MSB of the given gray code.

② Now if second gray bit is 0, then secondary bit will be same as it was. It will be 0.

vice versa.

③ This is gray to binary conversion.



logic circuit for gray to binary code converter

